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Abstract—An FPGA (Field Programmable Gate Array) im-
plementation and suitable power electronics can lead to a fast
torque response in motion drive applications. However, when
the controller parameters or its structure have to be adapted
to internal and external varying conditions, e.g., when a self-
optimizing control system is pursued, a static implementation
might not lead to the best utilization of reconfigurable resources.
This contribution outlines the implementation of a self-optimizing
system composed of several possible hardware and software
realizations of controllers for a permanent magnet servo motor.
How well a specific controller realization is suited to the current
situation is evaluated based on control quality and realization
effort (i.e., CPU time, reconfigurable area). A System-on-Chip
architecture is presented, which enables an on-line exchange of
FPGA- and CPU-based realizations of controllers to optimize
resource utilization and control quality. It is shown that by
using dynamic hardware reconfiguration, such self-optimizing
controller can be implemented based on FPGA technology.
Furthermore, the design-flow including self-developed tools is
outlined. Experimental results show that the proposed scheme
works satisfactory.
I. INTRODUCTION
Field Programmable Gate Array (FPGA) technology has
become an attractive alternative to implement digital control
systems, because it offers an interesting trade-off between
performance, design effort, and cost for various application
fields, e.g., industrial controllers [1], or embedded applica-
tions [2]. If a control system is designed to optimize itself
(e.g., parameter or structure adaptation) based on internal and
external objectives, then a whole family of controllers might be
required to cover all possible states of the controlled system.
Such control systems are known as self-optimizing systems
[5]. When realizing such a system in reconfigurable hardware,
an implementation where the configuration of the FPGA does
not change during operation (static realization), leads to a high
resource-overhead, since all possible control variations have to
be placed concurrently, even when they are not required. To
overcome this, dynamic and partial hardware reconfiguration
can be used, e.g., to load only the suitable controller for the
current situation of the system.
In the next section a self-optimizing scenario is described.
The system consist of FPGA- and CPU-based controllers, a
motor, and power electronics, as described in section III. Sec-
tion IV shows the FPGA-based System-on-Chip architecture.
The design-flow including on- and off-line verification and
the automatic design integration into the flow is outlined in
section V. Measurement and simulation results are presented
and discussed in section VI. Finally, conclusions are given in
section VII.
II. SELF-OPTIMIZATION SCENARIO
For this contribution, a complex mechatronic system com-
posed by many sub-tasks is considered. The computational
hardware is shared among all sub-tasks, and must be under-
stood as having limited resources, e.g., memory, CPU-time, or
FPGA area. The drive-control sub-task is composed of various
controllers, and different realizations of those controllers (e.g.,
CPU- or FPGA-based), which consequently have different
computational requirements, and control characteristics. In a
self-optimizing system, a control algorithm may be understood
as an optimal solution for the current internal and external
objectives of the system. Therefore, to each possible situation
of the system, there is a drive controller, and correspondingly
an FPGA- or CPU-based implementation of that controller,
which represents a solution in that situation. Thus, to realize
controllers that compete with other sub-tasks of the mecha-
tronic systems to access the limited computational resources,
the optimal operational condition of each controller and their
possible realizations should be known. The common abilities
and some realization aspects of motor controllers are well
known (cf. [3]) and shown in Tab. I. With respect to the
drive application, a concurrent FPGA-based realization of all
required control algorithms would enable an adaptive control
system, as presented in [4]. However, the amount of computa-
tional resources that have to be allocated to that sub-task from
the mechatronic system would be too high. By introducing
partial run-time reconfiguration the resource allocation can be
improved, and thus the mechatronic system can assign free
resources to other sub-tasks.
According to the definition of self-optimization [5], the
decision to switch between different control algorithms or
different implementations of those algorithms has to be taken
in three steps:
TABLE I
ABILITIES AND REALIZATION ASPECTS OF MOTOR CONTROLLERS.
No. Control Situation Complexity
Algorithm revolution load computing required
speed torque time sample
behavior per cycle rate
1 FOC low constant low slow
(P-Controllers)
2 FOC low constant low slow
(PI-Controllers)
3 Back EMF medium constant medium medium
compensation
4 current high fluctu- high high
decoupling ating
5 Direct Torque very fluctu- low high
Control high ating
1) ”Analysis of the current situation”:
By determining the kind and amount of available re-
sources (Memory, CPU-Time and FPGA-area), and the
current situation of the controlled system.
2) ”Determination of objectives”:
By distinguishing the optimal solution for the total
mechatronic system according to the drive application as
well as to the cost-benefit ratio for the control switching.
The characteristics of the available controllers (cf. Tab. I)
and their implementation (cf. Tab. II) are considered in
this step.
3) ”Adaptation of the system behavior”:
Accomplishing control switching (if required). This step
has a direct influence on the available computational
resources and the control quality.
The cyclic repetition of these three steps satisfies the
self-optimizing-framework [5]. This contribution focuses on
the control drive sub-task, without considering a concrete
mechatronic system or other sub-tasks. Different realizations
of well-known control structures are used to explore controller
switching between several kinds of implementations.
III. DRIVE-CONTROL STRUCTURES
To focus on the capability of FPGA architectures as well
as the switching strategy for controllers it is fundamental to
select well analyzed control algorithms.
Fig. 1 shows the block diagram of a torque controller,
which regulates the system by controlling a vector of current
components: the d-current and the q-current. On the one hand,
the d-current has to be controlled to zero in order to avoid
energy losses in the motor. On the other hand, the q-current
has to be controlled to adjust the torque driving the motor.
All controller structures used in this contribution are based
on a Field Oriented Control (FOC) scheme, which has been
presented in literature by several authors, e.g., [6], and [7].
In the elementary control structure of an FOC-scheme the
output of a PI-controller is directly the output of the controller.
The medium scaled structure (FOC-EMF) contains a feed-
forward for Back-EMF compensation. As such, the dynamics
of the control loop is improved for speed changes. The
large scaled control structure (FOC-EMF-DeC) features an
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Fig. 1. Field orientated control structure with Back-EMF compensation and
decoupling of currents.
additional decoupling of the currents to improve the behavior
in the case of high-dynamic load torque changes.
A. Test-Bed description
The test bed used for the presented studies is shown in
Fig. 2. The test bed consists of a rapid prototyping system
(RAPTOR system [8]), power electronic for a permanent
magnetic motor, which is the Equipment Under Test (EUT),
and a load machine.
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Fig. 2. Test bed for FPGA-based controllers.
A simplified schematic of the information processing system
and its connection to the EUT is shown in Fig. 3. Power
electronics and computation hardware are connected through
a fully isolating digital interface board for sensor and actuator
signals. Firing signals for the power electronic are created in
the FPGA system, and are transmitted as digital signals for
the switches.
The ADC uses a delta-sigma-modulator, which allows that
the quantization as well as the sampling rate of the current
sensor signals are scaled by an optimized decimation filter.
The utilization of sensor signals for current and position in
the computation hardware is supported by the power electronic
system. This test bed allows emulating many different drive
applications, such as speed, position and torque control. The
special capability of this test bed is the on-line reconfiguration
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Fig. 3. Structure of modules for dynamic reconfiguration of FPGA- and
CPU-based motor controllers.
of the drive controllers. This is not restricted to only FPGA-
base controllers; the exchange of CPU- and FPGA-based
realizations is also supported. This feature requires a flexible
underlying information processing system, not only because
different realizations of the controllers are supported, but also
because the information flows from sensors and to actuators
have to be reconfigurable at run-time. A System on Chip (SoC)
designed for this purpose is presented in section IV.
The presented FPGA-based controllers were realized using
the Xilinx System Generator [9], and following the design-
flow presented in section V. FPGA resources for the dif-
ferent control structures and the hardware interface used for
hardware-in-the-loop (HiL) simulations and measurements are
given in Tab . II.
The realization of CPU-based controllers is commonplace in
industrial drive applications. Furthermore, the theoretical and
practical aspects of CPU-based drive control reconfiguration
can also be found in literature [10], [11], and [3]. Therefore,
the realization of such standard CPU-based controllers is not
presented. However, the dynamic reconfiguration of FPGA-
based controllers, and the switching from an FPGA- to a CPU-
based controller is a new step in drive controllers.
A comparison of the execution-time of FPGA- and CPU-
realized controllers on our SoC architecture is presented in
Fig. 4. The PowerPC works with a clock frequency of 300
MHz, whereas the reconfigurable Tiles have a clock frequency
of 30 MHz. The PWM-Carrier is depicted to illustrate the
timing constraint of the controllers (i.e., control cycle). The
used Delta-Sigma-ADC is realized using regular sampling. As
TABLE II
RESOURCES OF IMPLEMENTED FPGA-BASED CONTROLLERS.
Structur: Hardware FOC FOC-Back FOC-
Interface EMF EMF-DeC
FPGA
Resources: Ctrl Init Ctrl Init Ctrl Init
Slices 1273 360 194 453 283 671 497
FlipFlops 1052 153 74 172 91 272 187
LUTs 1525 605 340 767 502 1154 889
BRAMs 1 4 0 4 0 4 0
MULTs 1 0 0 0 0 2 2
PWM-Carrier
T=62.5µsPWM-Output
ADC:
4.7µs
Encoder: 
4.7µs
PWM:
41.67ns
abc dq:
13.8µs
FOC: 
4.7µs
dq abc:
14.7µs
abc dq:
41.67ns
FOC EMF-
DeC: 50ns
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Fig. 4. Comparison of the execution-time of FPGA- and CPU-based motor
controller realizations.
can be seen, the timing of the encoder is dominated by the
serial data transfer and synchronized to the ADC. The outlined
timing of static part of the PWM supports the displacement
for the zero-voltage vector of the set-voltages (Zero Sequence
Signal). Even though the precise timing depends on the actual
clock-rate, it can be noticed that the execution time of the
CPU realization is longer than a single control cycle, causing
the controller to have a time delay of one sample period.
The FPGA realization is two orders of magnitude faster than
the CPU realization, and has no significant time-delay. This
speed-up comes from the concurrent utilization of several
processing elements (cf. Table II), in contrast to the serial
realization of the CPU-based controller. The low execution-
time of the FPGA-realization enables the implementation of
more complex control schemes (e.g., a speed-adaptive PWM-
period can be easily implemented).
IV. SYSTEM-ON-CHIP ARCHITECTURE
To realize the previously described self-optimizing con-
trol strategy, a SoC architecture based on the self-developed
RAPTOR prototyping system [8] has been implemented. The
architecture was realized on one daughter board of the RAP-
TOR system, which features a Xilinx Virtex-II Pro FPGA
(XC2VP30). The architecture is composed of an embedded
PowerPC processor (PPC) connected to dynamically recon-
figurable resources (Tile 1 to 4), and to other hardware
components described in this section. Furthermore, a processor
local bus (PLB) allows communication to the local bus (LB) of
the RAPTOR system, and from there to the host PC, through
the PCI bus, as depicted in Fig. 6.
The architecture can be divided into static and dynamic
components. Tile 1 to 4 are fixed slots of equal size, which can
be dynamically reconfigured, i.e., a new partial bitstream can
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Fig. 5. Reconfiguration flow. The total reconfiguration time ( Trec) is the
same for any of the four Tiles.
be loaded at run-time while the rest of the system remains
operative. These slots are used to implement controllers or
signal conditioning blocks, since these elements are exchanged
according to the current state of the plant and the current
objective of the system (cf. section II).
The reconfiguration of any of the Tiles is carried out by
the Virtex Configuration Manager (VCM) [12]. A program
running on the PPC can initiate the reconfiguration, indicating
the memory space from the external SDRAM where the
partial bitstream ought to be copied. The destination Tile is
embedded in the partial bitstream. When a reconfiguration is
requested, the VCM initiates DMA (Direct Memory Access)
transfers from the SDRAM controller, loads the desired partial
bitstream to the target Tile by accessing the ICAP (Internal
Configuration Acces Port), and sends an interrupt to the
PPC when done (cf. Fig. 5). This process last about 4,38
ms, which represents several control cycles. To overcome
this, an initialization routing is used to calculates the initial
states of the new-loaded controller. A supervising program,
running in the PPC, is in charge of monitoring system activity
and triggering the reconfiguration of any of the Tiles (cf.
section II).
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Fig. 7. Simplified schematic of the communication fabric.
The architecture incorporates a flexible communication sys-
tem, enabling data transmission between static and dynamic
components (e.g., between Tiles and the PPC), as well as
between internal components and external components (e.g.,
between controllers and the plant). All Tiles are connected
through a multiplexer to the external components, a select
signal controlled by the PPC defines one of the Tiles as current
output, which can be changed as required at run-time (cf. Fig.
5). Furthermore, each Tile has four 16-bit I/O ports (called
Crosspoint ports, cf. Fig. 7), and up to 64 16-bit wide IO ports
connected to the Channel Bus. Crosspoint ports are suited
for data-streaming between Tiles (e.g., initialization of a new-
loaded controller from another Tile). Channel Bus communi-
cation is slower, and best suited for parameter exchange.
The communication fabric is highly configurable, allowing
the PPC, to set the source for the 16-bit Crosspoint ports,
Channel Bus and the outputs (HW OUT, cf. Fig. 7). Any of
the Tiles or the PPC can be the source of any of the Crosspoint
ports of the Tiles; this configuration can be changed at run-
time. For system monitoring, the PPC has access to all values
and Channel Bus vectors. Furthermore, as the PPC has access
to all signals of the system, its also possible to implement a
controller completely in software without utilizing some of the
reconfigurable slots.
This feature is specially important to the realization of
the presented self-optimizing scheme, because based on this
flexibility a controller running in the PPC can be exchanged
by other FPGA-based controller, placed in any of the Tiles,
which can be initialized by a dedicated design placed in any
other Tile or even the PPC.
V. DESIGN-FLOW
The design of a dynamically reconfigurable control system
requires special methods and tools such as off-line and on-
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line hardware-in-the-loop (HiL) simulations. Furthermore, the
flow must support the automatic integration of a controller
into those HiL frameworks, and the automatic generation of
the partial bitstreams. In this section, the tool-flow supporting
the design process of self-optimizing controllers is presented.
For off-line FPGA-in-the-Loop simulation HiLDE
(Hardware-in-the-Loop Development Environment) has
been developed [13]. HiLDE is a cycle-accurate testing
framework for performing FPGA-in-the-Loop simulations,
where the focus is on the functional verification of the
design, using a simulated environment. The Design Under
Test (DUT) is automatically encapsulated into a hardware
wrapper, to enable the connection to and synchronization
with a simulation tool such as Matlab/Simulink or ModelSim.
A logical step after performing a cycle-accurate functional
design verification is to realize a real-time verification of the
DUT. For this purpose, HiLDEGART (HiLDE for Guided
Active Real-Time Test) was developed [13]. Our approach
allows monitoring and parameterizing a running controller in
real-time.
Generating the hardware wrappers for HiLDE and HiLDE-
GART is an application for vMAGIC [13]. The starting point
of the flow is a VHDL file containing the DUT’s entity
definition, which is then analyzed by vMAGIC. vMAGIC
automatically generates DUT-specific wrappers and configura-
tion files for HiLDE or HiLDEGART. An example of a HiLDE
simulation is shown in Fig. 8, showing a verification function
of controller. Measurements with the real EUT, done using
HiLDEGART, are presented in Fig. 9, validating the results
of the HiL simulation. Both results show a proper control
behavior of all three presented control algorithm.
The partial bitstreams that are required to configure the
target FPGA during run-time have to be generated separately.
This means that for every controller and for all possible
controller positions (e.g., target Tile) a partial bitstream has to
be generated. These steps are realized automatically by using
our Integrated Design Flow for Rconfigurable Architectures
(INDRA) [12].
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VI. CONTROL SWITCHING VALIDATION
For validation of a proper switching between controllers,
a HiL simulation of such control exchange is presented in
Fig. 10. The motor is first controlled with a FOC (No. 2 in
Tab. I), and at time-point zero the control is switched to a
FOC-EMF-DeC (No. 4 in Tab. I). As can be seen, switching
was done without disturbing the controlled currents. To enable
this bump-less control switching, a proper initialization of the
internal state of the controller (e.g., integral initial state) is
required, as discussed in [14]. Without such an initialization
the controlled currents show a disturbance at the time of
the switching, as can be observed in Fig. 11. In this figure
measurements of a control switching with the EUT are shown,
using the same controllers as in Fig. 10, but without initial-
ization.
Fig. 12 shows measurements of a control switching between
a CPU-based FOC algorithm using a P-controller (Tab. I,
No. 1), and a FPGA-based FOC with a PI-controller on the
EUT. The amount of noise of the current is defined by the
selection of the control algorithm, its realization, and external
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Fig. 10. Controller switching from FOC to FOC-EMF-Dec at 3000 rpm
(HiL: Controller at FPGA, Motor in Simulation).
perturbations. On the one hand, the P-controller used for
the measurements shown in Fig. 12 produces low noise, but
produces also a steady state error. On the other hand, the
PI-controller has a better steady state response, but requires
more resources for its implementation. These measurements
and simulations results show that the presented concept works
satisfactory.
VII. CONCLUSIONS
The realization of an FPGA-based self-optimizing motion
controller was presented. This approach allows for the adap-
tation of parameters and structure of controllers. Furthermore,
not only the control algorithm, but also its realization and
the execution platform (FPGA or embedded CPU) can be
dynamically changed. Basis of this realization is a System-
on-Chip (SoC) architecture that enables the use of dynamic
hardware reconfiguration, and the run-time adaptation of the
communication infrastructure.
It was shown that switching between different FPGA-based
realizations and from an FPGA- to a CPU-based realization
(and vice versa) can be done. Furthermore, considering the
short execution times of FPGA-based controllers, and the
possibility to still use a CPU-based controller, allows the adap-
tation of the control system, not only regarding the controlled
system, but also regarding the available resources of the SoC
architecture and how they are to be used by other systems.
This empowers the control system to react to situations far
beyond the classic approaches.
This contribution also presented a tool-flow supporting the
design of FPGA-based controllers, making such a task easier
to non-hardware engineers, and less error prone to every user.
Finally, measurements from experiments with the presented
test-bed show that the proposed scheme works satisfactory,
motivating further research in this area. The combination of
a real-time operating system with the presented architecture
is being investigated, as well as the improvement of the HiL
framework.
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